新思科技 (Synopsys)
新思科技 (Synopsys)
3 weeks ago
synopsys.com
Generate SystemVerilog DPI Components for Simulation with Synopsys VCS
6:58
Generate SystemVerilog DPI Components for Simulation with S…
May 24, 2017
mathworks.com
The 3-Word Mantra That Built a Tech Giant
0:30
The 3-Word Mantra That Built a Tech Giant
162.7K views1 month ago
YouTubeA Bit Personal with Jodi Shelton
Kalyan Kar Bhojaram on Instagram: "📈TOP 15 ECE Career Options! 🔥 1. VLSI Design Engineer: Verilog, VHDL, SystemVerilog, UVM, Synopsys tools | ₹15-25 LPA 2. Embedded Systems Developer: C, C++, RTOS, Microcontrollers | ₹8-15 LPA 3. AI/ML Engineer: Python, TensorFlow, PyTorch, Keras, Scikit-learn | ₹15-30 LPA 4. FPGA/ASIC Developer: Verilog, VHDL, SystemVerilog, FPGA tools | ₹12-20 LPA 5. Wireless Communication Engineer: RF design, Wireless protocols, simulation tools | ₹10-18 LPA 6. IoT Solution
0:32
Kalyan Kar Bhojaram on Instagram: "📈TOP 15 ECE Career Options! 🔥 1. V…
183.4K views6 months ago
Instagrambanty_talks
Easier UVM - Sequences
26:46
Easier UVM - Sequences
33.5K viewsApr 11, 2016
YouTubeDoulos Training
VLSI Gold Chips on Instagram: "🚀 How to Get Attention in VLSI After You're Job-Ready 💼 ✨ (For ECE/EEE students who’ve finished preparing!) If you’ve already learned Verilog, SystemVerilog, UVM, and built 1–2 projects, but struggling to get interview calls... This is for you! 👇 🔍 Step 1: Perfect Your Resume 🎯 ✅ Mention your technical skills clearly: Verilog, SV, UVM, Python, EDA tools (like Vivado, Synopsys, etc.) ✅ Highlight projects — explain what, why, and how ✅ Add a “Career Objective” f
0:05
VLSI Gold Chips on Instagram: "🚀 How to Get Attention in VLSI After …
461.2K views8 months ago
Instagramvlsigoldchips
Easier UVM - Configuration
30:11
Easier UVM - Configuration
30.2K viewsNov 5, 2015
YouTubeDoulos Training
UVM Simplified (#5 UVM Env, Agent and other)
21K viewsAug 3, 2020
YouTubeASIC Lab
Introduction to the UVM
3.1K viewsSep 15, 2014
YouTubeVerificationAcademy
2:44
Automatically Generate, Budget and Optimize UPF with Synopsys Verd…
26.2K viewsMay 17, 2023
YouTubeEE Journal
Easier UVM - Reporting
6.5K viewsMay 11, 2016
YouTubeDoulos Training
Aerospace & Government Solutions | Synopsys
Sep 28, 2022
synopsys.com
2:32
UVM Simplified (#1 Introduction)
58K viewsJul 21, 2020
YouTubeASIC Lab
27:54
Easier UVM - Register Layer
46.1K viewsJun 29, 2016
YouTubeDoulos Training
3:03
UVM Simplified (#3 UVM TOP)
28.2K viewsJul 29, 2020
YouTubeASIC Lab
11:13
UVM Phase Callbacks and Hook Methods
7.2K viewsApr 29, 2020
YouTubeCadence Design Systems
9:11
UVM-1: UVM Basics | Synopsys
88.4K viewsDec 21, 2015
YouTubeSynopsys
20:23
Running Easier UVM in EDA Playground
9.3K viewsMar 8, 2016
YouTubeDoulos Training
1:35
UVM Simplified (#6 UVM Phases)
18.5K viewsAug 3, 2020
YouTubeASIC Lab
5:15
UVM Simplified (#7 UVM Components (part 1))
18.8K viewsAug 4, 2020
YouTubeASIC Lab
24:01
First Steps with UVM Part 1
100.5K viewsMay 14, 2012
YouTubeDoulos Training
10:00
Introduction to UVM - The Universal Verification Methodology for Syst…
119.7K viewsMar 29, 2011
YouTubeDoulos Training
20:49
Synopsys Tutorial Part 1 - Introduction to Synopsys Custom …
67K viewsAug 7, 2013
YouTubeBangonkali
9:08
Unleashing SystemVerilog and UVM: Introduction | Synopsys
77.6K viewsDec 21, 2015
YouTubeSynopsys
5:45
Interactive Debug with Verdi | Synopsys
72K viewsFeb 1, 2018
YouTubeSynopsys
8:10
UVM-2: UVM Factory | Synopsys
41.8K viewsDec 21, 2015
YouTubeSynopsys
16:40
Synopsys VCS Basic tutorial - HDL simulation flow
52.3K viewsAug 16, 2017
YouTubeVLSI Techno
3:51
Course : UVM in Systemverilog 1: L2.1 : Introduction to UVM
15.6K viewsDec 8, 2019
YouTubeSystemverilog Academy
7:59
SV-1: Object-oriented Programming for Designers | Synopsys
47.9K viewsDec 21, 2015
YouTubeSynopsys
26:09
VLSI Verification Courses: Udemy : UVM in Systemverilog: Quick Star…
12.3K viewsJul 27, 2020
YouTubeSystemverilog Academy
See more videos
Static thumbnail place holder