Command/Address Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process View Command/Address Block of DDR3/DDR3L/DDR2 ...
View DDR3/DDR3L/LPDDR2 combo PHY ( not support DDR3 leveling function), data block;UMC 40nm LP/RVT LowK Logic Process . full description to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results